Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Threads Starting Apr 2002
41512: 02/04/01: Loi Tran: Web pack (how to) ?
41585: 02/04/02: Kamal: Re: Web pack (how to) ?
41514: 02/04/01: I. Servan Uzun: ALTERA Apex Device
41517: 02/04/01: Falk Brunner: Re: ALTERA Apex Device
41518: 02/04/01: Paul Baxter: Re: ALTERA Apex Device
41524: 02/04/01: VP: Data Compression in FPGAs
41526: 02/04/01: John_H: Re: Data Compression in FPGAs
41528: 02/04/01: Keith R. Williams: Re: Data Compression in FPGAs
41538: 02/04/01: John_H: Re: Data Compression in FPGAs
41549: 02/04/02: Guy Schlacter: CAM info: Data Compression in FPGAs
41555: 02/04/01: Keith R. Williams: Re: Data Compression in FPGAs
41534: 02/04/01: D.A.Kopf: Re: Data Compression in FPGAs
41551: 02/04/01: VP: Re: Data Compression in FPGAs
41537: 02/04/01: glen herrmannsfeldt: Re: Data Compression in FPGAs
41553: 02/04/02: Mark Nelson: Re: Data Compression in FPGAs
41574: 02/04/02: glen herrmannsfeldt: Re: Data Compression in FPGAs
41610: 02/04/03: Tom St Denis: Re: Data Compression in FPGAs
41611: 02/04/03: Jose Commins: Re: Data Compression in FPGAs
41613: 02/04/03: Tom St Denis: Re: Data Compression in FPGAs
41571: 02/04/02: Jose Commins: Re: Data Compression in FPGAs
41529: 02/04/01: Spaced Cowboy: Laying out the design
41530: 02/04/01: Ray Andraka: Re: Laying out the design
41540: 02/04/01: Spaced Cowboy: Re: Laying out the design
41541: 02/04/01: Jan Gray: Re: Laying out the design
41542: 02/04/02: Tim: Re: Laying out the design
41543: 02/04/02: Ray Andraka: Re: Laying out the design
41546: 02/04/01: Kevin Brace: Re: Laying out the design
41556: 02/04/02: Ray Andraka: Re: Laying out the design
41561: 02/04/02: Peter Ormsby: Re: Laying out the design
41579: 02/04/02: Kevin Brace: Re: Laying out the design
41776: 02/04/08: Peter Ormsby: Re: Laying out the design
42006: 02/04/12: Kevin Brace: Re: Laying out the design
42025: 02/04/13: Ray Andraka: Re: Laying out the design
41531: 02/04/01: Terry: Configuring the Virtex II FPGA
41577: 02/04/02: RS: Re: Configuring the Virtex II FPGA
41580: 02/04/02: Steve Casselman: Re: Configuring the Virtex II FPGA
41599: 02/04/03: jakab tanko: Re: Configuring the Virtex II FPGA
41623: 02/04/03: Brendan Bridgford: Re: Configuring the Virtex II FPGA
41539: 02/04/01: D2fabrizio: Announce: TimingAnalyzer Program Update
41557: 02/04/01: Leon Qin: [HELP] Can't Install Altera QuartusII 2.0 SP1
41591: 02/04/02: Leon Qin: Re: [HELP] Can't Install Altera QuartusII 2.0 SP1
41595: 02/04/02: Girl: Re: [HELP] Can't Install Altera QuartusII 2.0 SP1
41605: 02/04/03: Leon Qin: Re: [HELP] Can't Install Altera QuartusII 2.0 SP1
41559: 02/04/01: j zhang: pricing and gate count info
41560: 02/04/02: Peter Alfke: Re: pricing and gate count info
41569: 02/04/02: rickman: Re: pricing and gate count info
41584: 02/04/02: Jay: Re: pricing and gate count info
41562: 02/04/01: GrueblsAndi: Virtex-II Pro: Rocket I/O termination power supply
41563: 02/04/02: sadik: floorplanning for FPGA
41564: 02/04/02: niv: Re: floorplanning for FPGA
41596: 02/04/02: Girl: Re: floorplanning for FPGA
41565: 02/04/02: Andy Mitchell: ISE Foundation - Making Macros
41570: 02/04/02: Amit Deshpande: how to synchronise asynchronous inputs?
41572: 02/04/02: Falk Brunner: Re: how to synchronise asynchronous inputs?
41573: 02/04/02: Anon: Marquis of Queensbury Rules
41578: 02/04/02: Ray Andraka: Re: Marquis of Queensbury Rules
41590: 02/04/02: Kevin Brace: Re: Marquis of Queensbury Rules
41639: 02/04/04: Phil Connor: Re: Marquis of Queensbury Rules
41649: 02/04/04: Nial Stewart: Re: Marquis of Queensbury Rules
41698: 02/04/05: Kevin Brace: Re: Marquis of Queensbury Rules
41778: 02/04/08: Peter Ormsby: Re: Marquis of Queensbury Rules
42007: 02/04/12: Kevin Brace: Re: Marquis of Queensbury Rules
42018: 02/04/12: Peter Ormsby: Re: Marquis of Queensbury Rules
42026: 02/04/13: Ray Andraka: Re: Marquis of Queensbury Rules
41600: 02/04/03: Jonathan Bromley: Re: Marquis of Queensbury Rules
41601: 02/04/03: Phil Connor: Re: Marquis of Queensbury Rules
41582: 02/04/02: Max Edmand: Simulator for xilinx Cores?
41587: 02/04/03: Ray Andraka: Re: Simulator for xilinx Cores?
41699: 02/04/04: Max Edmand: Re: Simulator for xilinx Cores?
41732: 02/04/06: Ray Andraka: Re: Simulator for xilinx Cores?
41750: 02/04/06: a_darabiha: Re: Simulator for xilinx Cores?
41586: 02/04/02: Loi Tran: Re: Web pack (how to)?
41594: 02/04/03: S³awomir Balon: ACEX maximal clock...
41619: 02/04/03: sunny: Re: ACEX maximal clock...
41621: 02/04/03: Jay: Re: ACEX maximal clock...
41636: 02/04/04: S³awomir Balon: Re: ACEX maximal clock...
41672: 02/04/04: Jay: Re: ACEX maximal clock...
41629: 02/04/03: Ray Andraka: Re: ACEX maximal clock...
41597: 02/04/03: Kelvin Xu Qijun: Design of a complex filter used in Bluetooth receiver.
41602: 02/04/03: Amit Deshpande: how to synchronise asynchronous inputs?
41617: 02/04/03: John_H: Re: how to synchronise asynchronous inputs?
41922: 02/04/10: CP: Re: how to synchronise asynchronous inputs?
41604: 02/04/03: Krzysztof Szczepanski: Pullup of Spartan-2
41615: 02/04/03: rickman: Re: Pullup of Spartan-2
41622: 02/04/03: Jay: Re: Pullup of Spartan-2
41624: 02/04/03: Peter Alfke: Re: Pullup of Spartan-2
41607: 02/04/03: Rolf: Xilinx makesrc
41608: 02/04/03: Tim: Re: Xilinx makesrc
41609: 02/04/03: Frank Zampa: Signals pollution.
41612: 02/04/03: Rene Tschaggelar: Re: Signals pollution.
41614: 02/04/03: Frank Zampa: Re: Signals pollution.
41638: 02/04/04: Noddy: Re: Signals pollution.
41616: 02/04/03: John_H: Re: Signals pollution.
41634: 02/04/04: Frank Zampa: Re: Signals pollution.
41652: 02/04/04: Peter Alfke: Re: Signals pollution.
41618: 02/04/03: Don Teeter: How to force Foundation to NOT use an ILB flop?
41726: 02/04/05: Jay: Re: How to force Foundation to NOT use an ILB flop?
41635: 02/04/03: Will: Free6502 ops
41728: 02/04/05: John Eaton: Re: Free6502 ops
41637: 02/04/04: Kevin Brace: Does anyone know how bitgen's /Gclkdel option works?
41641: 02/04/04: Jimmy Zhang: hand placement
41646: 02/04/04: Ray Andraka: Re: hand placement
41660: 02/04/04: Nicholas Weaver: Re: hand placement
41665: 02/04/04: Steve Casselman: Re: hand placement
41669: 02/04/04: Peter Alfke: Re: hand placement
41671: 02/04/04: Tim: Re: hand placement
41673: 02/04/04: Steve Casselman: Re: hand placement
41677: 02/04/05: Jim Granville: Re: hand placement
41806: 02/04/08: Steve Casselman: Re: hand placement
41681: 02/04/05: Kelvin Xu Qijun: Re: hand placement
41695: 02/04/05: Jimmy Zhang: Re: hand placement
41700: 02/04/05: Nicholas Weaver: Re: hand placement
41664: 02/04/04: Kevin Brace: Re: hand placement
41674: 02/04/05: Ray Andraka: Re: hand placement
41679: 02/04/05: Russell Shaw: Re: hand placement
41682: 02/04/05: Ray Andraka: Re: hand placement
41686: 02/04/04: Kevin Brace: Re: hand placement
41704: 02/04/05: Philip Freidin: Re: hand placement
41719: 02/04/05: Kevin Brace: Re: hand placement
41689: 02/04/04: Kevin Brace: Re: hand placement
41685: 02/04/04: Kevin Brace: Re: hand placement
41690: 02/04/05: Ray Andraka: Re: hand placement
41696: 02/04/04: Kevin Brace: Re: hand placement
41703: 02/04/05: Philip Freidin: Re: hand placement
41718: 02/04/05: Kevin Brace: Re: hand placement
41720: 02/04/05: Philip Freidin: Re: hand placement
41723: 02/04/05: Eric Crabill: Re: hand placement
41779: 02/04/08: Kevin Brace: Re: hand placement
41722: 02/04/05: Eric Crabill: Re: hand placement
41782: 02/04/08: Kevin Brace: Re: hand placement
41875: 02/04/09: Eric Crabill: Re: hand placement
41911: 02/04/10: Kevin Brace: Re: hand placement
41915: 02/04/10: Eric Crabill: Re: hand placement
41917: 02/04/11: Steve Casselman: Re: hand placement
41688: 02/04/05: Nicholas Weaver: Re: hand placement
41691: 02/04/05: Ray Andraka: Re: hand placement
41694: 02/04/05: Nicholas Weaver: Re: hand placement
41733: 02/04/06: Ray Andraka: Re: hand placement
41735: 02/04/06: Nicholas Weaver: Re: hand placement
41713: 02/04/05: John_H: Re: hand placement
41687: 02/04/05: Phil Hays: Re: hand placement
41692: 02/04/05: Ray Andraka: Re: hand placement
41712: 02/04/05: Ken McElvain: Re: hand placement
41716: 02/04/05: John_H: Re: hand placement
41734: 02/04/06: Ray Andraka: Re: hand placement
41642: 02/04/04: Christopher Saunter: Schematic Stuff
41647: 02/04/04: Ray Andraka: Re: Schematic Stuff
41651: 02/04/04: Eric Crabill: Re: Schematic Stuff
41683: 02/04/05: Kelvin Xu Qijun: Re: Schematic Stuff
41684: 02/04/04: Eric Crabill: Re: Schematic Stuff
41693: 02/04/05: Ray Andraka: Re: Schematic Stuff
41705: 02/04/05: newman: Re: Schematic Stuff
41702: 02/04/05: Phil Connor: Re: Schematic Stuff
41793: 02/04/08: Christopher Saunter: Re: Schematic Stuff
41643: 02/04/04: Thomas: download PC - to Lattice ispLSI 2192 (jtag) device WinNT
41644: 02/04/04: Jon Schneider: Can't get off the ground withg an XC2S30
41648: 02/04/04: JB: Monostable multivibrator
41653: 02/04/04: Mike Treseler: Re: Monostable multivibrator
41656: 02/04/04: Keith R. Williams: Re: Monostable multivibrator
41680: 02/04/05: Ray Andraka: Re: Monostable multivibrator
41701: 02/04/05: Phil Connor: Re: Monostable multivibrator
41697: 02/04/05: Jimmy Zhang: again this hand placement thing
41731: 02/04/06: Ray Andraka: Re: again this hand placement thing
41706: 02/04/05: Jack Nimble: Help: Design a crystal oscillator in a Xilinx XCR3256XL
41708: 02/04/05: Tim: Re: Design a crystal oscillator in a Xilinx XCR3256XL
41724: 02/04/05: Jay: Re: Help: Design a crystal oscillator in a Xilinx XCR3256XL
41725: 02/04/06: Jim Granville: Re: Help: Design a crystal oscillator in a Xilinx XCR3256XL
41707: 02/04/05: Roberto Capobianco: DPLL
41709: 02/04/05: Peter Alfke: Re: DPLL
41710: 02/04/05: Roberto Capobianco: Re: DPLL
41711: 02/04/05: Jens Frauenschlaeger: Parallel cable IV schematic available???
41717: 02/04/05: Falk Brunner: Re: Parallel cable IV schematic available???
41714: 02/04/05: sajjad: Vertex 2 DCM problem
41715: 02/04/05: Kamal: Re: Vertex 2 DCM problem
41721: 02/04/05: clevin1234: Re: 32 bit accumulator/comparator PWM?
41727: 02/04/06: Alexander Miks: How sensitive is the EPM7064?
41740: 02/04/06: Falk Brunner: Re: How sensitive is the EPM7064?
41851: 02/04/09: Nial Stewart: Re: How sensitive is the EPM7064?
41870: 02/04/09: Alexander Miks: Re: How sensitive is the EPM7064?
41754: 02/04/06: Alexander Miks: Re: How sensitive is the EPM7064?
41729: 02/04/05: Kevin Brace: Re: 32 bit accumulator/comparator PWM?
41730: 02/04/06: clevin1234: Re: 32 bit accumulator/comparator PWM?
41736: 02/04/06: Jim Granville: Re: 32 bit accumulator/comparator PWM?
41773: 02/04/08: Jim Granville: Re: 32 bit accumulator/comparator PWM?
41777: 02/04/08: Jim Granville: Re: 32 bit accumulator/comparator PWM?
41814: 02/04/09: Jim Granville: Re: 32 bit accumulator/comparator PWM?
41834: 02/04/08: Peter Alfke: Re: 32 bit accumulator/comparator PWM?
41858: 02/04/09: C.W. THomas: Re: 32 bit accumulator/comparator PWM?
41738: 02/04/06: Kevin Brace: Re: 32 bit accumulator/comparator PWM?
41737: 02/04/05: Apollo: Debussy warnings!
41748: 02/04/06: Jay: Re: Distributed ram
41752: 02/04/06: Falk Brunner: Re: Distributed ram
41755: 02/04/07: Russell Shaw: Re: Distributed ram
41757: 02/04/06: Peter Alfke: Re: Distributed ram
41800: 02/04/08: Ulf Samuelsson: Re: Distributed ram
41742: 02/04/06: Russell Shaw: Distributed ram
41744: 02/04/06: Falk Brunner: Re: Distributed ram
41747: 02/04/06: Peter Alfke: Re: Distributed ram
41743: 02/04/06: Itsaso Zuazua: A learner of Modelsim
41745: 02/04/06: Falk Brunner: Re: A learner of Modelsim
41746: 02/04/06: Niv: Re: A learner of Modelsim
41769: 02/04/07: Speedy Zero Two: Re: A learner of Modelsim
41770: 02/04/07: Alex Sherstuk: Re: A learner of Modelsim
41796: 02/04/08: Martin: Re: A learner of Modelsim
41759: 02/04/07: Russell Shaw: Xilinx programmer
41761: 02/04/07: Falk Brunner: Re: Xilinx programmer
41767: 02/04/07: Kevin Brace: Re: Xilinx programmer
41780: 02/04/08: rjshaw: Re: Xilinx programmer
41785: 02/04/08: Kevin Brace: Re: Xilinx programmer
41808: 02/04/08: Falk Brunner: Re: Xilinx programmer
41815: 02/04/08: Kevin Brace: Re: Xilinx programmer
41869: 02/04/09: Falk Brunner: Re: Xilinx programmer
41906: 02/04/10: Kevin Brace: Re: Xilinx programmer
41812: 02/04/08: Steve Casselman: Re: Xilinx programmer
41831: 02/04/09: Russell: Re: Xilinx programmer
41765: 02/04/07: Rene Tschaggelar: Re: 32 bit accumulator/comparator PWM?
41768: 02/04/07: Matthew Plante: signal delay in altera 20KE
41771: 02/04/07: Peter Alfke: Re: signal delay in altera 20KE
41772: 02/04/07: Matthew Plante: Re: signal delay in altera 20KE
41775: 02/04/08: Peter Alfke: Re: signal delay in altera 20KE
41786: 02/04/08: Paul Baxter: Re: signal delay in altera 20KE
41781: 02/04/08: rjshaw: Re: signal delay in altera 20KE
41774: 02/04/08: Kelvin Xu Qijun: Modelsim-XE fails when simulating a VHDL model.
41787: 02/04/08: Kevin Brace: Re: Modelsim-XE fails when simulating a VHDL model.
41788: 02/04/08: Richard Schwarz: FPGA HDL APS Newsletter released
41790: 02/04/08: Itsaso Zuazua: Modelsim from Altera vs Modelsim from Menthors
41791: 02/04/08: Paul Baxter: Re: Modelsim from Altera vs Modelsim from Menthors
41801: 02/04/08: Kevin Brace: Re: Modelsim from Altera vs Modelsim from Menthors
41818: 02/04/08: Mike Treseler: Re: Modelsim from Altera vs Modelsim from Menthors
41794: 02/04/08: Muthu: Asynchronous FIFO from xilinx's Core Generator??
41795: 02/04/08: gianzi: XST Synthesis tool
41802: 02/04/08: Kevin Brace: Re: XST Synthesis tool
41807: 02/04/08: Falk Brunner: Re: XST Synthesis tool
41817: 02/04/08: Tim: Re: XST Synthesis tool
41821: 02/04/08: Mike Treseler: Re: XST Synthesis tool
41822: 02/04/08: Kamal Patel: Re: XST Synthesis tool
41797: 02/04/08: Martin Thompson: Variable phase-shift
41798: 02/04/08: Austin Lesea: Re: Variable phase-shift
41799: 02/04/08: Peter Lang: How to use Block-Ram via VHDL
41804: 02/04/08: Chip Fox: How to INIT ROM in VHDL for WebPack/ModelSimXE?
41844: 02/04/09: Philip Freidin: Re: How to INIT ROM in VHDL for WebPack/ModelSimXE?
41867: 02/04/09: Chip Fox: Re: How to INIT ROM in VHDL for WebPack/ModelSimXE?
41811: 02/04/08: Steve: W2000 HotFix Xilinx compatible?
41813: 02/04/08: Steve: Re: W2000 HotFix Xilinx compatible?
41816: 02/04/08: Frank de Groot: Low-cost FPGA + processor board?
41827: 02/04/08: Kevin Brace: Re: Low-cost FPGA + processor board?
41828: 02/04/09: Frank de Groot: Re: Low-cost FPGA + processor board?
41841: 02/04/08: Kevin Brace: Re: Low-cost FPGA + processor board?
41846: 02/04/09: Steve Casselman: Re: Low-cost FPGA + processor board?
41888: 02/04/10: Frank de Groot: Re: Low-cost FPGA + processor board?
41897: 02/04/10: Steve Casselman: Re: Low-cost FPGA + processor board?
41900: 02/04/10: Ulf Samuelsson: Re: Low-cost FPGA + processor board?
41902: 02/04/10: Falk Brunner: Re: Low-cost FPGA + processor board?
41904: 02/04/10: Kevin Brace: Re: Low-cost FPGA + processor board?
41910: 02/04/10: Frank de Groot: Re: Low-cost FPGA + processor board?
41947: 02/04/11: Falk Brunner: Re: Low-cost FPGA + processor board?
41928: 02/04/11: Hal Murray: Re: Low-cost FPGA + processor board?
41951: 02/04/11: Frank de Groot: Re: Low-cost FPGA + processor board?
41955: 02/04/11: Kevin Brace: Re: Low-cost FPGA + processor board?
41967: 02/04/11: Andreas Ehliar: Re: Low-cost FPGA + processor board?
42011: 02/04/12: Frank de Groot: Re: Low-cost FPGA + processor board?
42020: 02/04/12: Metastabl: Re: Low-cost FPGA + processor board?
41856: 02/04/09: Andrew Bridger: Re: Low-cost FPGA + processor board?
41860: 02/04/09: Frank de Groot: Re: Low-cost FPGA + processor board?
41863: 02/04/09: Steven Derrien: Re: Low-cost FPGA + processor board?
41909: 02/04/10: Frank de Groot: Re: Low-cost FPGA + processor board?
41865: 02/04/09: Steve Casselman: Re: Low-cost FPGA + processor board?
41868: 02/04/09: Frank de Groot: Re: Low-cost FPGA + processor board?
41871: 02/04/09: Tim: Re: Low-cost FPGA + processor board?
41874: 02/04/09: Steve Casselman: Re: Low-cost FPGA + processor board?
41878: 02/04/09: ssy: Re: Low-cost FPGA + processor board?
41879: 02/04/10: Steve Casselman: Re: Low-cost FPGA + processor board?
41884: 02/04/10: ssy: Re: Low-cost FPGA + processor board?
41919: 02/04/10: Metastabl: Re: Low-cost FPGA + processor board?
41948: 02/04/11: Steve Casselman: Re: Low-cost FPGA + processor board?
41965: 02/04/11: Metastabl: Re: Low-cost FPGA + processor board?
41819: 02/04/08: al: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41820: 02/04/08: Austin Lesea: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41823: 02/04/08: al: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41824: 02/04/08: Austin Lesea: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41825: 02/04/08: Kevin Brace: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41829: 02/04/08: Theron Hicks (Terry): Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41845: 02/04/08: Kevin Brace: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41857: 02/04/09: Theron Hicks: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41976: 02/04/12: Ray Andraka: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41977: 02/04/12: Phil Hays: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41988: 02/04/12: Theron Hicks: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
42004: 02/04/12: Ray Andraka: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
42033: 02/04/13: Eric Smith: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
42118: 02/04/16: Brian Philofsky: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
42298: 02/04/19: Tullio Grassi: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
42909: 02/05/06: Ray Andraka: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
42432: 02/04/24: Rick Filipkiewicz: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41826: 02/04/08: John_H: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41832: 02/04/09: Russell: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41848: 02/04/08: Xilinx FAE from Insight SANKET: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41835: 02/04/09: Kevin Neilson: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41843: 02/04/09: Ray Andraka: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
42149: 02/04/17: andreas: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
42170: 02/04/17: Brian Philofsky: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
42433: 02/04/24: Rick Filipkiewicz: Re: bad experience with Xilinx ISE 4.1i and Xilinx hotline suppot
41830: 02/04/09: RAcoops: Xilinx Prototype Platforms
41833: 02/04/08: Kevin Brace: Re: Xilinx Prototype Platforms
41836: 02/04/09: RAcoops: Re: Xilinx Prototype Platforms
41838: 02/04/08: Kevin Brace: Re: Xilinx Prototype Platforms
41853: 02/04/09: Christopher Saunter: Re: Xilinx Prototype Platforms
41837: 02/04/08: mm: where can i find service pack 7 for xilinx foundation 3.1i??
41839: 02/04/08: strut911: equivalence checking with FPGA
41842: 02/04/09: John E. Derrick: Re: equivalence checking with FPGA
41953: 02/04/11: Masood Makkar: Re: equivalence checking with FPGA
41840: 02/04/08: strut911: uniquifying a synplicity netlist
41866: 02/04/09: John_H: Re: uniquifying a synplicity netlist
41877: 02/04/09: strut911: Re: uniquifying a synplicity netlist
42582: 02/04/28: Rick Filipkiewicz: Re: uniquifying a synplicity netlist
41847: 02/04/08: qysheng: virtexe pin problem
41880: 02/04/09: Peter Alfke: Re: virtexe pin problem
41849: 02/04/09: Andreas Koschak: Modelsim XE can't handle Clock Dividers with CLKDLL
41850: 02/04/09: K PRASAD: regarding gate count of the design
41930: 02/04/11: Magnus Homann: Re: regarding gate count of the design
41852: 02/04/09: Antonio Martínez Álvarez: Compiling the addone.c example from DK1
41895: 02/04/10: JMN: Re: Compiling the addone.c example from DK1
41854: 02/04/09: Itsaso Zuazua: Post-synthesis simulation errors with Modelsim
41855: 02/04/09: V Crabtree: Kanda AT40K STarter Kit help
41859: 02/04/09: David Brown: Command-line Verifying Verilog with Synplify
41873: 02/04/09: strut911: Re: Command-line Verifying Verilog with Synplify
41885: 02/04/10: David Brown: Re: Command-line Verifying Verilog with Synplify
41861: 02/04/09: Gunther May: Freeware EDIF viewer
42513: 02/04/26: Tim: Re: Freeware EDIF viewer
42542: 02/04/26: Paulo Dutra: Re: Freeware EDIF viewer
43326: 02/05/19: Matt van de Werken: Re: Freeware EDIF viewer
41862: 02/04/09: C.W. THomas: Tying Virtex II unused pins to GND???
41872: 02/04/09: Tim: Re: Tying Virtex II unused pins to GND???
41864: 02/04/09: Philippe Robert: Excel Sheet for Virtex-II power estimation
41886: 02/04/10: Andy Dow: Re: Excel Sheet for Virtex-II power estimation
41876: 02/04/09: luigi funes: differences betw. EPF10K30E and EP1K30?
41882: 02/04/10: Martin Thompson: Re: differences betw. EPF10K30E and EP1K30?
41898: 02/04/10: Mike Treseler: Re: differences betw. EPF10K30E and EP1K30?
41881: 02/04/09: jeff: Need help with Insight Spartan II demo board and the counter demo.
41901: 02/04/10: Falk Brunner: Re: Need help with Insight Spartan II demo board and the counter demo.
41927: 02/04/10: jeff: Re: Need help with Insight Spartan II demo board and the counter demo.
41946: 02/04/11: Falk Brunner: Re: Need help with Insight Spartan II demo board and the counter demo.
41925: 02/04/10: jeff: Re: Need help with Insight Spartan II demo board and the counter demo.
42134: 02/04/16: Brendan Bridgford: Re: Need help with Insight Spartan II demo board and the counter demo.
42259: 02/04/18: jeff: Update -- Need help with Insight Spartan II demo board and the counter demo.
42261: 02/04/19: Kevin Brace: Re: Update -- Need help with Insight Spartan II demo board and the
42262: 02/04/18: jeff: Re: Update -- Need help with Insight Spartan II demo board and the counter demo.
41883: 02/04/10: Bert Cuzeau: Checking Synthesis tools.
41889: 02/04/10: sweir: Re: Checking Synthesis tools.
41892: 02/04/10: Bert Cuzeau: Re: Checking Synthesis tools.
41907: 02/04/10: sweir: Re: Checking Synthesis tools.
41908: 02/04/10: Paul Butler: Re: Checking Synthesis tools.
41914: 02/04/10: sweir: Re: Checking Synthesis tools.
41935: 02/04/11: Paul Butler: Re: Checking Synthesis tools.
41962: 02/04/11: sweir: Re: Checking Synthesis tools.
41887: 02/04/10: Sujatha Sriram: FPGA Partioning
41890: 02/04/10: luigi funes: Re: FPGA Partioning
41893: 02/04/10: John_H: Re: FPGA Partioning
42183: 02/04/17: Akash Rai: Re: FPGA Partioning
41891: 02/04/10: Jon Schneider: Webpack XST broken
41912: 02/04/10: Kevin Brace: Re: Webpack XST broken
41894: 02/04/10: Frank Zampa: [OT] Implement buffers in CPLD.
41903: 02/04/10: Falk Brunner: Re: [OT] Implement buffers in CPLD.
41896: 02/04/10: C.W. THomas: DLC4 Download cable question
41899: 02/04/10: almost_a_gnome: shift registers using virtex block RAM
41974: 02/04/12: Philip Freidin: Re: shift registers using virtex block RAM
41905: 02/04/10: almost_a_gnome: Initializing the ram values on virtex.
41918: 02/04/11: Philip Freidin: Re: Initializing the ram values on virtex.
41913: 02/04/10: Andrew Bridger: ChipScope ILA, cable requirements
41916: 02/04/10: Steve Casselman: Re: ChipScope ILA, cable requirements
41921: 02/04/10: Jason Moore: Re: ChipScope ILA, cable requirements
42583: 02/04/28: Rick Filipkiewicz: Re: ChipScope ILA, cable requirements
41920: 02/04/10: Max Edmand: Built in multipliers in Virtex 2000E?
41923: 02/04/11: Kevin Neilson: Re: Built in multipliers in Virtex 2000E?
41970: 02/04/12: Ray Andraka: Re: Built in multipliers in Virtex 2000E?
42022: 02/04/13: Kevin Neilson: Re: Built in multipliers in Virtex 2000E?
42024: 02/04/13: Ray Andraka: Re: Built in multipliers in Virtex 2000E?
41931: 02/04/11: Magnus Homann: Re: Built in multipliers in Virtex 2000E?
41924: 02/04/11: Bob Perlman: ChipScope Speed
41926: 02/04/11: Hal Murray: Re: ChipScope Speed
42012: 02/04/12: A Random Mike: Re: ChipScope Speed
41929: 02/04/11: Itsaso Zuazua: A learner of Modelsim
41932: 02/04/11: Mot: How can I devide bit_vectors?
41933: 02/04/11: Christof Paar: CHES 2002 --- Final CFP
41934: 02/04/11: Aleksei Chistyakov: ASIC vs FPGA compare topic
41936: 02/04/11: Jon Schneider: Webpack 4.2 checksums
41937: 02/04/11: Markus Meng: HDLC Controller Design
41939: 02/04/11: Vikram Pasham: Re: HDLC Controller Design
41952: 02/04/11: Allan Herriman: Re: HDLC Controller Design
41938: 02/04/11: Cyrille de Brébisson: Availability of Virtex II pro
42297: 02/04/19: Tullio Grassi: Re: Availability of Virtex II pro
41940: 02/04/11: Martin Thompson: Attributes *and* generics!?
41944: 02/04/11: Jonathan Swift: Re: Attributes *and* generics!?
41964: 02/04/11: Mike Treseler: Re: Attributes *and* generics!?
41971: 02/04/12: Ray Andraka: Re: Attributes *and* generics!?
41983: 02/04/12: Martin Thompson: Re: Attributes *and* generics!?
41998: 02/04/12: Ray Andraka: Re: Attributes *and* generics!?
42068: 02/04/15: Martin Thompson: Re: Attributes *and* generics!?
42046: 02/04/13: Mike Treseler: Re: Attributes *and* generics!?
42069: 02/04/15: Martin Thompson: Re: Attributes *and* generics!?
42043: 02/04/13: Mike Treseler: Re: Attributes *and* generics!?
41941: 02/04/11: Martin Czamai: Insight service and PCI demo board question
41957: 02/04/11: Kevin Brace: Re: Insight service and PCI demo board question
41959: 02/04/11: Speedy Zero Two: Re: Insight service and PCI demo board question
41963: 02/04/11: Kevin Brace: Re: Insight service and PCI demo board question
41984: 02/04/12: Martin Czamai: Re: Insight service and PCI demo board question
41942: 02/04/11: Herbie: Destroying Xilinx xc4000 etc
41945: 02/04/11: Jonathan Swift: Re: Destroying Xilinx xc4000 etc
42550: 02/04/27: Rissa Tero: Re: Destroying Xilinx xc4000 etc
41943: 02/04/11: Stefano M: iMPACT FPGA detection error
41958: 02/04/11: Steve Casselman: Re: iMPACT FPGA detection error
41972: 02/04/12: Ray Andraka: Re: iMPACT FPGA detection error
42072: 02/04/15: MICHAEL ALEX: Re: iMPACT FPGA detection error
42196: 02/04/18: Stefano M: Re: iMPACT FPGA detection error
41949: 02/04/11: Jim Raynor: Price List ?
41950: 02/04/11: Alan Nishioka: Re: Price List ?
41954: 02/04/11: Theron Hicks: Re: Price List ?
41956: 02/04/11: Georg Acher: Re: Price List ?
41990: 02/04/12: Falk Brunner: Re: Price List ?
42015: 02/04/12: Petter Gustad: Re: Price List ?
42016: 02/04/12: Peter Alfke: Re: Price List ?
42597: 02/04/29: dMon: Re: Price List ?
41960: 02/04/11: Cyrille de Brébisson: Difference between the Virtex and the Virtex II
42000: 02/04/12: Jason Zimmernann: Re: Difference between the Virtex and the Virtex II
41961: 02/04/11: Jason Zimmernann: PCI Bridge Question
41980: 02/04/12: Kevin Brace: Re: PCI Bridge Question
41999: 02/04/12: Jason Zimmernann: Re: PCI Bridge Question
42001: 02/04/12: Eric Crabill: Re: PCI Bridge Question
42009: 02/04/12: Kevin Brace: Re: PCI Bridge Question
42027: 02/04/13: Ray Andraka: Re: PCI Bridge Question
42045: 02/04/13: Kevin Brace: Re: PCI Bridge Question
55390: 03/05/07: x: Re: PCI Bridge Question
41966: 02/04/11: Gil Herbeck: prototyping an ASIC
41968: 02/04/11: Kevin Brace: Re: prototyping an ASIC
41969: 02/04/12: Gil Herbeck: Re: prototyping an ASIC
41973: 02/04/11: Kevin Brace: Re: prototyping an ASIC
41975: 02/04/12: Gil Herbeck: Re: prototyping an ASIC
41979: 02/04/12: John E. Derrick: Re: prototyping an ASIC
41981: 02/04/12: Gil Herbeck: Re: prototyping an ASIC
41987: 02/04/12: chris: Re: prototyping an ASIC
42002: 02/04/12: Gil Herbeck: Re: prototyping an ASIC
42051: 02/04/14: John E. Derrick: Re: prototyping an ASIC
41989: 02/04/12: Peter Ormsby: Re: prototyping an ASIC
42003: 02/04/12: Gil Herbeck: Re: prototyping an ASIC
42021: 02/04/12: chris: Re: prototyping an ASIC
42245: 02/04/18: Jay: Re: prototyping an ASIC
42041: 02/04/13: Ken McElvain: Re: prototyping an ASIC
41978: 02/04/11: K PRASAD: regarding synthesis of signal and variable
41985: 02/04/12: Alan Fitch: Re: regarding synthesis of signal and variable
42264: 02/04/19: K PRASAD: Re: regarding synthesis of signal and variable
42273: 02/04/19: Alan Fitch: Re: regarding synthesis of signal and variable
41982: 02/04/12: Matjaz Finc: problems with Nios 2.0
41986: 02/04/12: Paul Baxter: Re: problems with Nios 2.0
42092: 02/04/15: Jesse Kempa: Re: problems with Nios 2.0
42106: 02/04/16: Matjaz Finc: Re: problems with Nios 2.0
42116: 02/04/16: Kerri Golden: Re: problems with Nios 2.0
42204: 02/04/18: Matjaz Finc: Re: problems with Nios 2.0
42117: 02/04/16: Kerri Golden: Re: problems with Nios 2.0
41991: 02/04/12: Greg: DDR SDRAM Controller
41994: 02/04/12: name: Re: DDR SDRAM Controller
41995: 02/04/12: John_H: Re: DDR SDRAM Controller
42013: 02/04/12: Spam Hater: Re: DDR SDRAM Controller
42758: 02/05/02: kim: Re: DDR SDRAM Controller
41996: 02/04/12: Spam Hater: Re: DDR SDRAM Controller
41992: 02/04/12: Sean: Need help with Spartan2 and ISA bus interface please.
41997: 02/04/12: Spam Hater: Re: Need help with Spartan2 and ISA bus interface please.
41993: 02/04/12: Brian Kane: Call For Papers - Boston Synopsys Users' Group
42005: 02/04/12: Max Edmand: "Creat RPM" in Core Generator?
42014: 02/04/12: dmac: Re: "Creat RPM" in Core Generator?
42008: 02/04/12: Anna Acevedo: Re: FPGA eval/dev boards with *serial* interface?
42061: 02/04/14: Tom Loredo: Re: FPGA eval/dev boards with *serial* interface?
42010: 02/04/12: Tom Loredo: FPGA eval/dev boards with *serial* interface?
42028: 02/04/13: Ray Andraka: Re: FPGA eval/dev boards with *serial* interface?
42054: 02/04/14: Falk Brunner: Re: FPGA eval/dev boards with *serial* interface?
42066: 02/04/15: Felix Bertram: Re: FPGA eval/dev boards with *serial* interface?
42071: 02/04/15: Wolfgang Loewer: Re: FPGA eval/dev boards with *serial* interface?
42089: 02/04/15: Tom Loredo: Re: FPGA eval/dev boards with *serial* interface?
42017: 02/04/12: Nicholas Weaver: Stupid .ngd file questions....
42019: 02/04/13: Steve Casselman: Re: Stupid .ngd file questions....
42029: 02/04/13: Philip Freidin: Re: Stupid .ngd file questions....
42023: 02/04/13: Digital EE: Xilinx FPGA load - XAPP 502
42081: 02/04/15: Mark Ng: Re: Xilinx FPGA load - XAPP 502
42030: 02/04/13: George Hodges: Slave serial loading of spartan II bitstream
42034: 02/04/13: Tim: Re: Slave serial loading of spartan II bitstream
42042: 02/04/13: Philip Freidin: Re: Slave serial loading of spartan II bitstream
42031: 02/04/13: crackeur: webpack ISE
42044: 02/04/13: Kevin Brace: Re: webpack ISE
42032: 02/04/13: Norman Yang: DLL property control in UCF
42055: 02/04/14: Falk Brunner: Re: DLL property control in UCF
42064: 02/04/15: Norman Yang: Re: DLL property control in UCF
42122: 02/04/16: Brian Philofsky: Re: DLL property control in UCF
42070: 02/04/15: H.L: Re: DLL property control in UCF
42085: 02/04/15: Carlton Blow: Re: DLL property control in UCF
42090: 02/04/15: Falk Brunner: Re: DLL property control in UCF
42035: 02/04/13: Tim: Re: new to fpga's need insight
42036: 02/04/13: Neil Franklin: Re: new to fpga's need insight
42038: 02/04/13: Neil Franklin: Re: new to fpga's need insight
42039: 02/04/13: akhar: Re: new to fpga's need insight
42040: 02/04/13: Phil Hays: Re: new to fpga's need insight
42048: 02/04/13: Peter Alfke: Re: new to fpga's need insight
42080: 02/04/15: Pete Koziar: Re: new to fpga's need insight
42088: 02/04/15: Phil James-Roxby: Re: new to fpga's need insight
42047: 02/04/13: Kevin Brace: Re: new to fpga's need insight
42049: 02/04/13: Lasse Langwadt Christensen: virtex2 bufgce or not bufgce
42059: 02/04/14: Jeff Mock: Re: virtex2 bufgce or not bufgce
42067: 02/04/15: Lasse Langwadt Christensen: Re: virtex2 bufgce or not bufgce
42078: 02/04/15: John_H: Re: virtex2 bufgce or not bufgce
42050: 02/04/13: Kevin Hansen: Xilinx JTAG C Source
42053: 02/04/14: Falk Brunner: Re: Xilinx JTAG C Source
42123: 02/04/16: Neil Glenn Jacobson: Re: Xilinx JTAG C Source
42126: 02/04/16: Neil Glenn Jacobson: Re: Xilinx JTAG C Source (Again)
42052: 02/04/14: Jon Schneider: Odd problem shows on post XST/translate simulation
42058: 02/04/14: Kevin Brace: Re: Odd problem shows on post XST/translate simulation
42063: 02/04/14: Andrew Bridger: Using SRL16E Xilinx primitive.
42075: 02/04/15: Jonathan Swift: Re: Using SRL16E Xilinx primitive.
42083: 02/04/15: Carlton Blow: Re: Using SRL16E Xilinx primitive.
42101: 02/04/15: Andrew Bridger: Re: Using SRL16E Xilinx primitive.
42112: 02/04/16: Austin Lesea: Re: Using SRL16E Xilinx primitive.
42146: 02/04/16: Andrew Bridger: Re: Using SRL16E Xilinx primitive.
42065: 02/04/15: Phil Hays: Re: "free" tools ... ?
42073: 02/04/15: <vlad@comsys.ntu-kpi.kiev.ua>: JTAG cable and iMPACT
42086: 02/04/15: Pete Koziar: Re: JTAG cable and iMPACT
42104: 02/04/16: Vladislav Vasielnko: Re: JTAG cable and iMPACT
42095: 02/04/15: Michol Bauer: Re: JTAG cable and iMPACT
42102: 02/04/16: Jon Schneider: Re: JTAG cable and iMPACT
42153: 02/04/17: MICHAEL ALEX: Re: JTAG cable and iMPACT
42186: 02/04/18: Jon Schneider: Re: JTAG cable and iMPACT
42105: 02/04/16: Vladislav Vasielnko: Re: JTAG cable and iMPACT
42074: 02/04/15: Frank Zampa: Configuring XIlinx XL Fpga with no XL PROM.
42076: 02/04/15: Jonathan Swift: Re: Configuring XIlinx XL Fpga with no XL PROM.
42077: 02/04/15: Pete Koziar: Xilinx BSCAN_SPARTAN2 component
42093: 02/04/15: Mike: Re: Xilinx BSCAN_SPARTAN2 component
42110: 02/04/16: Pete Koziar: Re: Xilinx BSCAN_SPARTAN2 component
42082: 02/04/15: Craig Ward: XilinX Jtag Cable available in UK.
42084: 02/04/15: Jim Raynor: FPGA parameters
42087: 02/04/15: Peter Alfke: Re: FPGA parameters
42091: 02/04/15: Kevin Neilson: Re: FPGA parameters
42094: 02/04/15: Carlton Blow: Re: FPGA parameters
42096: 02/04/15: Kevin Hansen: JTAG 1532 BSDL Files for xc95xxxxl
42097: 02/04/16: Spam Hater: Looking for SpartanXL demo board
42098: 02/04/15: Kevin Brace: Re: Looking for SpartanXL demo board
42150: 02/04/17: Spam Hater: Re: Looking for SpartanXL demo board
42109: 02/04/16: Johann Glaser: Re: Looking for SpartanXL demo board
42212: 02/04/18: Spam Hater: Re: Looking for SpartanXL demo board
42336: 02/04/21: MICHAEL ALEX: Re: Looking for SpartanXL demo board
42099: 02/04/15: mm: why does my counter pause while its enable signal is still active?
42100: 02/04/15: Kevin Brace: Re: why does my counter pause while its enable signal is still active?
42103: 02/04/16: Phil Hays: Re: OT? - Comments on "The Death of Hardware Engineering"
42107: 02/04/16: Mats Brorsson: Source code for a NIOS instruction set simulator?
42148: 02/04/17: Johnsonw10: Re: Source code for a NIOS instruction set simulator?
42289: 02/04/19: Matthew Mahr: Re: Source code for a NIOS instruction set simulator?
42293: 02/04/19: Mark Aaldering: Re: Source code for a NIOS instruction set simulator?
42309: 02/04/20: Tim: Re: Source code for a NIOS instruction set simulator?
42313: 02/04/19: crob: Re: Source code for a NIOS instruction set simulator?
42314: 02/04/19: Mark Aaldering: was: NIOS ISS, MicroBlaze Cycle Accurate ISS
42357: 02/04/21: Peter Ormsby: Re: NIOS ISS, MicroBlaze Cycle Accurate ISS
42390: 02/04/22: Mark Aaldering: Re: NIOS ISS, MicroBlaze Cycle Accurate ISS
42384: 02/04/22: crob: Re: was: NIOS ISS, MicroBlaze Cycle Accurate ISS
42317: 02/04/20: Mats Brorsson: Re: Source code for a NIOS instruction set simulator?
42108: 02/04/16: Vladislav Vasielnko: Power supply pins
42114: 02/04/16: Peter Alfke: Re: Power supply pins
42121: 02/04/16: Vladislav Vasilenko: Re: Power supply pins
42129: 02/04/16: Falk Brunner: Re: Power supply pins
42111: 02/04/16: Pete Koziar: Reconfiguring Spartan II after boot-up
42128: 02/04/16: Falk Brunner: Re: Reconfiguring Spartan II after boot-up
42166: 02/04/17: Pete Koziar: Re: Reconfiguring Spartan II after boot-up
42169: 02/04/17: rickman: Re: Reconfiguring Spartan II after boot-up
42178: 02/04/17: Peter Alfke: Re: Reconfiguring Spartan II after boot-up
42113: 02/04/16: Pete Koziar: Command-line utility for loading Xilinx XC9572XL and Spartan II via JTAG
42132: 02/04/16: Petter Gustad: Re: Command-line utility for loading Xilinx XC9572XL and Spartan II via JTAG
42167: 02/04/17: Pete Koziar: Re: Command-line utility for loading Xilinx XC9572XL and Spartan II via JTAG
42115: 02/04/16: kn: Need Help to Implement Div Operation
42120: 02/04/16: Peter Alfke: Re: Need Help to Implement Div Operation
42137: 02/04/16: Speedy Zero Two: Re: Need Help to Implement Div Operation
42119: 02/04/16: Theron Hicks: creating my own RPMs(?) or similar
42133: 02/04/16: Theron Hicks: Re: creating my own hard macro or similar
42135: 02/04/16: Bret Wade: Re: creating my own hard macro or similar
42138: 02/04/16: Theron Hicks: Re: creating my own hard macro or similar
42812: 02/05/03: Russell: Re: creating my own hard macro or similar
42813: 02/05/03: Stephan Neuhold: Re: creating my own hard macro or similar
42141: 02/04/16: Ray Andraka: Re: creating my own RPMs(?) or similar
42124: 02/04/16: Apeak: Synario v2.3
42144: 02/04/17: Jim Granville: Re: Synario v2.3
42125: 02/04/16: Prashant: Programming for FPGA or ASIC
42174: 02/04/17: Hari Devanath: Re: Programming for FPGA or ASIC
42210: 02/04/18: Prashant: Re: Programming for FPGA or ASIC
42270: 02/04/19: Damir Danijel Zagar: Re: Programming for FPGA or ASIC
42130: 02/04/16: Cyrille de Brébisson: Virtex Development Board with a 4M or more gates
42151: 02/04/17: Vincent Vendramini: Re: Virtex Development Board with a 4M or more gates
42159: 02/04/17: Eric Pearson: Re: Virtex Development Board with a 4M or more gates
42155: 02/04/17: Graham Smart: Re: Virtex Development Board with a 4M or more gates
42131: 02/04/16: Kent Krumvieda: GPGA GPS Cores
42136: 02/04/16: Sean: IO Standards supported in Spartan-II devices
42139: 02/04/16: Kevin Brace: Re: IO Standards supported in Spartan-II devices
42140: 02/04/16: Kevin Brace: A problem with PAR in ISE WebPACK 4.2
42142: 02/04/16: VP: Telecom Bus info
42184: 02/04/18: sweir: Re: Telecom Bus info
42211: 02/04/18: Kris Vorwerk: Re: Telecom Bus info
42143: 02/04/16: Steve Casselman: Beta Testers Need for HOTMan
42145: 02/04/16: John Larkin: FPGA Timing Problem
42147: 02/04/17: Leo Havmøller: Re: FPGA Timing Problem
42154: 02/04/17: MICHAEL ALEX: Re: FPGA Timing Problem
42162: 02/04/17: Austin Lesea: Re: FPGA Timing Problem
42164: 02/04/17: Spam Hater: Re: FPGA Timing Problem
42181: 02/04/18: Ray Andraka: Re: FPGA Timing Problem
42239: 02/04/18: Jay: Re: FPGA Timing Problem
42152: 02/04/17: Vaggelis Tripolitakis: problem installing xilinx foundation 3.1 on a P4
42173: 02/04/17: Hari Devanath: Re: problem installing xilinx foundation 3.1 on a P4
42176: 02/04/18: Vaggelis Tripolitakis: Re: problem installing xilinx foundation 3.1 on a P4
42234: 02/04/18: Hari Devanath: Re: problem installing xilinx foundation 3.1 on a P4
42253: 02/04/19: Tim: Re: problem installing xilinx foundation 3.1 on a P4
43057: 02/05/10: Greg: Re: problem installing xilinx foundation 3.1 on a P4
42156: 02/04/17: William L Hunter Jr: GND Outputs being optimized out using FPGA Express 3.6.1 in ISE4.2.01
42157: 02/04/17: Paul Baxter: Re: GND Outputs being optimized out using FPGA Express 3.6.1 in ISE4.2.01
42168: 02/04/17: Austin Lesea: Re: GND Outputs being optimized out using FPGA Express 3.6.1 in
42171: 02/04/17: Falk Brunner: Re: GND Outputs being optimized out using FPGA Express 3.6.1 in ISE4.2.01
42180: 02/04/18: William L Hunter Jr: Re: GND Outputs being optimized out using FPGA Express 3.6.1 in ISE4.2.01
42209: 02/04/18: Austin Lesea: Re: GND Outputs being optimized out using FPGA Express 3.6.1 in
42252: 02/04/18: Jay: Re: GND Outputs being optimized out using FPGA Express 3.6.1 in ISE4.2.01
42158: 02/04/17: Andrew Xiang: does multilinx driver work on winxp?
42389: 02/04/22: Victor Schutte: Re: Nios 2.0 problem
42161: 02/04/17: Itsaso Zuazua: Problems with Nios 2.0
42172: 02/04/17: James Srinivasan: Re: Problems with Nios 2.0
42175: 02/04/17: crob: Re: Problems with Nios 2.0
42163: 02/04/17: Itsaso Zuazua: Knowing the design from the compilation report
42165: 02/04/17: Kent Krumvieda: VHDL or Verilog SW to implement GPS receiver on FPGA
42185: 02/04/18: Itsaso Zuazua: problems with Nios 2.0
42187: 02/04/18: Sujatha Sriram: FPGA limitation
42189: 02/04/18: Steffen Thieringer: 8051 Core for Motor Electronics
42192: 02/04/18: Russell: Re: 8051 Core for Motor Electronics
42198: 02/04/18: Steffen Thieringer: Re: 8051 Core for Motor Electronics
42201: 02/04/18: Russell: Re: 8051 Core for Motor Electronics
42205: 02/04/18: Steffen Thieringer: Re: 8051 Core for Motor Electronics
42208: 02/04/18: Russell: Re: 8051 Core for Motor Electronics
42214: 02/04/18: Felix Bertram: Re: 8051 Core for Motor Electronics
42224: 02/04/18: Falk Brunner: Re: 8051 Core for Motor Electronics
42353: 02/04/21: Peter Wallace: Re: 8051 Core for Motor Electronics
42372: 02/04/22: Klaus-Guenter Leiss: Re: 8051 Core for Motor Electronics
42231: 02/04/19: Jim Granville: Re: 8051 Core for Motor Electronics
42243: 02/04/18: Philip Freidin: Re: 8051 Core for Motor Electronics
42249: 02/04/19: Ulf Samuelsson: Re: 8051 Core for Motor Electronics
42269: 02/04/19: Klaus-Guenter Leiss: Re: 8051 Core for Motor Electronics
42546: 02/04/27: Jim Granville: Re: 8051 Core for Motor Electronics
42190: 02/04/18: Eric Kral: Bidirectionnal bus...multiple sources driving the same signal...
42215: 02/04/18: Falk Brunner: Re: Bidirectionnal bus...multiple sources driving the same signal...
42217: 02/04/18: Eric Crabill: Re: Bidirectionnal bus...multiple sources driving the same signal...
42194: 02/04/18: UK Gary: 1000 I/O Pins -- What is cheapest FPGA?
42195: 02/04/18: Paul Baxter: Re: 1000 I/O Pins -- What is cheapest FPGA?
42202: 02/04/18: UK Gary: Re: 1000 I/O Pins -- What is cheapest FPGA?
42199: 02/04/18: Steffen Thieringer: Re: 1000 I/O Pins -- What is cheapest FPGA?
42207: 02/04/18: Sum: Re: 1000 I/O Pins -- What is cheapest FPGA?
42218: 02/04/18: Peter Alfke: Re: 1000 I/O Pins -- What is cheapest FPGA?
42225: 02/04/18: Falk Brunner: Re: 1000 I/O Pins -- What is cheapest FPGA?
42248: 02/04/18: John_H: Re: 1000 I/O Pins -- What is cheapest FPGA?
42229: 02/04/18: Jay: Re: 1000 I/O Pins -- What is cheapest FPGA?
42235: 02/04/18: Tim: Re: 1000 I/O Pins -- What is cheapest FPGA?
42237: 02/04/18: Nicholas Weaver: Re: 1000 I/O Pins -- What is cheapest FPGA?
42238: 02/04/18: Austin Lesea: Re: 1000 I/O Pins -- What is cheapest FPGA?
42258: 02/04/19: Nicholas Weaver: Re: 1000 I/O Pins -- What is cheapest FPGA?
42279: 02/04/19: Austin Lesea: Re: 1000 I/O Pins -- What is cheapest FPGA?
42285: 02/04/19: Georg Acher: Re: 1000 I/O Pins -- What is cheapest FPGA?
42290: 02/04/19: Falk Brunner: Re: 1000 I/O Pins -- What is cheapest FPGA?
42301: 02/04/19: Nicholas Weaver: Re: 1000 I/O Pins -- What is cheapest FPGA?
42320: 02/04/20: Hal Murray: Re: 1000 I/O Pins -- What is cheapest FPGA?
42907: 02/05/06: Ray Andraka: Re: 1000 I/O Pins -- What is cheapest FPGA?
42303: 02/04/19: Nicholas